VHDL-VITAL

VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]

References

This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.